| 序号 | 描述 | |
|---|---|---|
| 1 |
 Building Energy-Efficient ICs from the Ground Up White Paper
|
Building Energy-Efficient ICs from the Ground Up White Paper |
| 2 |
Cadence and Casio Success Story
|
Cadence and Casio Success Story |
| 3 |
Cadence Coherency Verification Technical Brief
|
Cadence Coherency Verification Technical Brief |
| 4 |
Cadence Palladium Dynamic Power Analysis Datasheet
|
Cadence Palladium Dynamic Power Analysis Datasheet |
| 5 |
Cadence Palladium Series with Incisive XE Software Datasheet
|
Cadence Palladium Series with Incisive XE Software Datasheet |
| 6 |
Cadence Rapid Prototyping Platform Datasheet
|
Cadence Rapid Prototyping Platform Datasheet |
| 7 |
Cadence Verification IP for PCI Express Protocols Datasheet
|
Cadence Verification IP for PCI Express Protocols Datasheet |
| 8 |
Cadence VIP Catalog Datasheet
|
Cadence VIP Catalog Datasheet |
| 9 |
Cadence Virtual System Platform Datasheet
|
Cadence Virtual System Platform Datasheet |
| 10 |
Cadence Virtual System Platform for the Xilinx Zynq-7000 EPP Datasheet
|
Cadence Virtual System Platform for the Xilinx Zynq-7000 EPP Datasheet |
| 11 |
Comprehensive UVM/OVM Acceleration White Paper
|
Comprehensive UVM/OVM Acceleration White Paper |
| 12 |
De-Mystifying SCE-MI Transactors for Simulation Acceleration White Paper
|
De-Mystifying SCE-MI Transactors for Simulation Acceleration White Paper |
| 13 |
Enterprise System-Level (ESL) Verification Solution Beyond "First Silicon Success" White Paper
|
Enterprise System-Level (ESL) Verification Solution Beyond "First Silicon Success" White Paper |
| 14 |
Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements Technical
|
Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements Technical Paper |
| 15 |
Incisive Enterprise Simulator Datasheet
|
Incisive Enterprise Simulator Datasheet |
| 16 |
Incisive Verification IP for the ARM AMBA Protocol Family Datasheet
|
Incisive Verification IP for the ARM AMBA Protocol Family Datasheet |
| 17 |
Integrating Virtual Prototypes with IC Verification White Paper
|
Integrating Virtual Prototypes with IC Verification White Paper |
| 18 |
System Realization Seminar EMEA 2011
|
System Realization Seminar EMEA 2011 |
| 19 |
Technical University of Braunschweig and Cadence Success Story
|
Technical University of Braunschweig and Cadence Success Story |
| 20 |
TLM-Driven Design and Verification – Time for a Methodology Shift White Paper
|
TLM-Driven Design and Verification – Time for a Methodology Shift White Paper |
粤公网安备 44030502003347号