Incisive Formal Verifier

品牌:Cadence
描述:在验证环境可用之前,通过基于断言的验证进行形式化分析,检查RTL模块设计,来加速设计的收敛
包装:
封装:
无铅情况/ROHS: 有铅
类别:逻辑设计
经营商:科通芯城自营


Cadence® Incisive® Formal Verifier allows design teams to start RTL block verification months earlier than when using traditional simulation-based techniques. Its formal, assertion-based approach and exhaustive analysis capabilities ensure verification quality by pinpointing the source of bugs and detecting the corner-case errors that other methods often miss. Incisive Formal Verifier integrates easily into established design and assertion-based verification flows through its support of industry-standard languages. Of course, Incisive Formal Verifier is optimized to contribute data and coverage metrics to further accelerate a metric-driven SoC and Silicon Realization flow.

Additionally, new applications like SoC Connectivity checking and Assertion-Based provide mathematically exhaustive automation of verification processes that can break simulation-only approaches.

Features/Benefits
  • Speeds time to block design closure with early error detection, analysis, and debug
  • Reduces risk of re-spin by finding bugs that other verification approaches miss
  • Eases chip-level verification by delivering higher block-level verification quality
  • Leverages the same assertions as Incisive simulation, acceleration, and emulation technologies for SoC and Silicon Realization
  • Supports all industry-standard assertion formats, including SystemVerilog Assertions (SVA), Property Specification Language (PSL), the Open Verification Library (OVL), and the Incisive Assertion Library

文档(Document)

序号 PDF 描述
1 Cadence and 3leaf Networks Success Story     Cadence and 3leaf Networks Success Story
2 Cadence and Newport Media Success Story     Cadence and Newport Media Success Story
3 Cadence and Siemens Sucess Story     Cadence and Siemens Sucess Story
4 Cadence and Unisys Success Story     Cadence and Unisys Success Story
5 Cadence and UPEK Success Story     Cadence and UPEK Success Story
6 Confidence Comes from the Complete Spectrum     Confidence Comes from the Complete Spectrum
7 Formal Validation of Low-Power Designs     Formal Validation of Low-Power Designs
8 Formal Verification Based on Protocol VIPs     Formal Verification Based on Protocol VIPs
9 Formal Verification of AHB Interfaces     Formal Verification of AHB Interfaces
10 Improving Productivity by Designers Using Formal Analysis     Improving Productivity by Designers Using Formal Analysis
11 Incisive Formal Verifier Datasheet     Incisive Formal Verifier Datasheet
12 Incisive Functional Verification Demo: Formal ABV using Incisive Formal Verifier (IFV)     Incisive Functional Verification Demo: Formal ABV using Incisive Formal Verifier (IFV)
13 Pin Muxing Verification Using Formal Analysis Conference Paper     Pin Muxing Verification Using Formal Analysis Conference Paper
14 Power-Aware Verification Spans IC Design Cycle White Paper     Power-Aware Verification Spans IC Design Cycle White Paper
15 Quality & Confidence Improvement On OCP IP's Using Cadence OCP ABVIP     Quality & Confidence Improvement On OCP IP's Using Cadence OCP ABVIP
16 Recommendations for Developing an Assertion Based Protocol VIP for Formal Analysis     Recommendations for Developing an Assertion Based Protocol VIP for Formal Analysis
17 Static Verification for Design Reuse and Quality     Static Verification for Design Reuse and Quality
18 The Role of Assertions in Verification Methodologies Application Note     The Role of Assertions in Verification Methodologies Application Note

深圳市科通技术股份有限公司    客服电话:(+86)755-26018083    邮箱:cs@comtech.cn

© Copyright 2018 www.comtech.cn | 粤ICP备19161615号 | 粤公网安备 44030502003347号