时钟-时钟/计时 - 专用-PE3342

参数	数值
Package	20L QFN
Main Counters M, A	9bit, 4bit
Max Input Operating Freq.-(GHz) RF PLL	2.7
Max Input Operating Freq.-(MHz) Compare	20
Max Input Operating Freq.-(MHz) Ref.	100
Prescaler	10/11
Programming Mode	Serial, EEPROM
Reference Counters	6bit
Typical Idd(mA @ 3V)	20
ФDet Type	PD
类别	Integrated Circuits (ICs)
系列	UltraCMOS?
类型	Clock Buffer/Driver, Multiplexer
主要目的	RF instrumentation systems, Wireless base stations
PLL	Yes
输入	Clock
输出	Clock
电路数	1
比率 - 输入:输出	1:1
差分 - 输入:输出	Yes/No
频率 - 最大	2.7GHz
工作电压	2.85 V ~ 3.15 V
工作温度	-40°C ~ 85°C
安装类型	Surface Mount

The PE3342 is a high performance integer-N PLL with embedded EEPROM capable of frequency synthesis up to 2.7 GHz with a speed-grade option to 3.0 GHz. The EEPROM allows designers to permanently store control bits, allowing easy configuration of self-starting synthesizers. The superior phase noise performance of the PE3342 is capable of addressing the needs of applications such as wireless base stations, fixed wireless, and RF instrumentation systems. The PE3342 features a ?10/11 dual modulus prescaler, counters, and a phase comparator. Counter values are programmable through a three-wire serial interface. It is offered in a 20-lead QFN package.
框图

文档(Document)

序号	PDF	描述
1	文档(Document)
2	文档(Document)
3	文档(Document)
4	文档(Document)
5	文档(Document)
6	文档(Document)
7	AN 17 - OC-12 622.08 MHz Reference Clock Design	AN 17 - OC-12 622.08 MHz Reference Clock Design
8	文档(Document)

PE3342

文档(Document)

所有产品

应用方案

新闻中心

关于科通